Hardware Implementation of Compressed Sensing based Low Complex Video Encoder
نویسندگان
چکیده
This paper presents a memory efficient VLSI architecture of low complex video encoder using three dimensional (3-D) wavelet and Compressed Sensing (CS) is proposed for space and low power video applications. Majority of the conventional video coding schemes are based on hybrid model, which requires complex operations like transform coding (DCT), motion estimation and deblocking filter at the encoder. Complexity of the proposed encoder is reduced by replacing those complex operations by 3-D DWT and CS at the encoder. The proposed architecture uses 3-D DWT to enable the scalability with levels of wavelet decomposition and also to exploit the spatial and the temporal redundancies. CS provides the good error resilience and coding efficiency. At the first stage of the proposed architecture for encoder, 3-D DWT has been applied (Lifting based 2-D DWT in spatial domain and Haar wavelet in temporal domain) on each frame of the group of frames (GOF), and in the second stage CS module exploits the sparsity of the wavelet coefficients. Small set of linear measurements are extracted by projecting the sparse 3-D wavelet coefficients onto random Bernoulli matrix at the encoder. Compared with the best existing 3-D DWT architectures, the proposed architecture for 3-D DWT requires less memory and provide high throughput. For an N×N image, the proposed 3-D DWT architecture consumes a total of only 2∗ (3N+40P ) words of on-chip memory for the one level of decomposition. The proposed architecture for an encoder is first of its kind and to the best of my knowledge, no architecture is noted for comparison. The proposed VLSI architecture of the encoder has been synthesized on 90-nm CMOS process technology and results show that it consumes 90.08 mW power and occupies an area equivalent to 416.799 K equivalent gate at frequency of 158 MHz. The proposed architecture has also been synthesised for the Xilinx zync 7020 series field programmable gate array (FPGA). Index Terms : Scalable Video Coding (SVC), Compressed Sensing (CS), 3D wavelets, VLSI.
منابع مشابه
FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملVLSI Friendly Framework for Scalable Video Coding based on Compressed Sensing
This paper presents a new VLSI friendly framework for scalable video coding based on Compressed Sensing (CS). It achieves scalability through 3-Dimensional Discrete Wavelet Transform (3-D DWT) and better compression ratio by exploiting the inherent sparsity of the high frequency wavelet sub-bands through CS. By using 3-D DWT and a proposed adaptive measurement scheme called AMS at the encoder, ...
متن کاملA Compressive Sensing Based Mobile Video Communication System
A compressive sensing (CS) based mobile video communication system is proposed to meet the requirement that video service needs low-complexity video encoder in the mobile internet. In this system, the mobile client uses CS based video encoder having low computational complexity and power, and then its output bit-stream is decoded using CS recovery algorithm in the fixed base station or network ...
متن کاملAdaptive Distributed Compressed Video Sensing
Compressed sensing is a state-of-the-art technology which can significantly reduce the number of sampled data in sparse signal acquisition. This paper studies the distributed compressed sensing (DISCOS) of video signals. To this end, we propose adaptive adjustments to the block-based (local) measurement rate, the frame-based (global) measurement rate, and the sparse dictionary size, thus formin...
متن کاملOL_H264LD-CFS HDTV H.264/AVC Limited Baseline Video Decoder With Compressed Frame Store
General Description Applications Features The OL_H264LD-CFS core is a hardware implementation of the H.264 baseline video compression algorithm. The core decodes a bitstream produced by the OLH264E-CFS encoder and produces a video stream up to the highest HDTV resolution. Simple, fully synchronous design with low gate count. ♦ Digital video recorders. ♦ Video wireless devices. ♦ Video surveilla...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1509.03836 شماره
صفحات -
تاریخ انتشار 2015